Principal Digital Design Engineer - PCIe

We are seeking a Principal Digital Design Engineer with deep expertise in high-performance controller and bridge design, micro-architecture, RTL implementation, and IP integration. The ideal candidate will play a critical role in the development of cutting-edge connectivity solutions.

 

Key Responsibilities:

• Design and implement high-performance digital solutions, including RTL development and synthesis.
• Collaborate with cross-functional teams on IP integration for PCIe/CXL protocols.
• Own block-level and full-chip designs from architecture to GDS, focusing on designs at nodes ≤ 16nm.
• Ensure timing closure, assess verification completeness, and oversee pre- and post-silicon debug.
• Utilize tools from Synopsys/Cadence and apply expertise in UVM-based verification flows
•  

Basic Qualifications:

• Bachelor's in Electronics/Electrical Engineering (Master's preferred).
• 12+ years of digital design experience, with 5+ years focused on high-speed PCIe/CXL implementation.
• Proven expertise in RTL development, synthesis, and timing closure.
• Experience with front-end design, gate-level simulations, and design verification.
• Strong work ethic, ability to handle multiple tasks, and a proactive, customer-focused attitude.

 

Required Expertise:

• Hands-on experience with high-speed protocols like PCIe/CXL (Gen4+).
• Strong proficiency in System Verilog/Verilog and scripting (Python/Perl).
• Experience with block-level and full-chip design at advanced nodes (≤ 16nm).
• Silicon bring-up and post-silicon debug experience.
• Familiarity with Synopsys/Cadence tools and UVM-based design verification.

 

Preferred Experience:

• Knowledge of system-level design for Gen4/5/6 PCIe.
• Understanding of PCIe PHY, DFT, and floor planning.
• Experience with NIC, switch, or storage product development.
• Familiarity with working in design and verification workflows in a CI/CD environment.