Posted:
2/10/2025, 4:00:00 PM
Location(s):
California, United States ⋅ Austin, Texas, United States ⋅ Santa Clara, California, United States ⋅ Oregon, United States ⋅ Texas, United States ⋅ Hillsboro, Oregon, United States ⋅ Phoenix, Arizona, United States ⋅ Arizona, United States
Experience Level(s):
Mid Level ⋅ Senior
Field(s):
Software Engineering
Workplace Type:
Hybrid
This position is within the Design Technology Platform (DTP) organization. The Runset Development team within this organization is looking for talented individuals to develop physical layout verification software (DRC, LVS, RC extraction) and support the latest Intel technologies and microprocessor designs.
At Intel, Design Technology Platform is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable design teams to get to market faster with leadership products on innovative technologies.
As part of the Process Design Kit (PDK) group in DTP, you will join a highly motivated team of talented engineers solving challenging technical problems, enabling PDKs for Intel's most advanced process technologies, and drive PDKs towards industry standard methods and ease of use for the end customers.
The job requires partnering and leveraging domain experts across various areas of Technology Development, EDA vendors, and product design teams to develop and deliver high quality technology collaterals, models, and enablement of EDA tools.
Responsibilities include but not limited to:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications:
Bachelor of Science in Computer Engineering (CE), Electrical Engineering (EE) with 5+ years of semiconductor industry experience OR Master of Science in CE, EE with 4+ years of semiconductor industry experience.
Required semiconductor industry experience in the following areas:
Preferred Qualifications:
Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:
https://jobs.intel.com/en/benefits
Annual Salary Range for jobs which could be performed in the US:
$161,230.00-$227,620.00Salary range dependent on a number of factors including location and experience.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.Website: https://www.intel.com/
Headquarter Location: Santa Clara, California, United States
Employee Count: 10001+
Year Founded: 1968
IPO Status: Public
Last Funding Type: Post-IPO Equity
Industries: Artificial Intelligence (AI) ⋅ Information Technology ⋅ Product Design ⋅ Semiconductor ⋅ Software