Software Engineer II

Posted:
7/1/2026, 2:55:07 PM

Location(s):
Shanghai, China

Experience Level(s):
Junior

Field(s):
Software Engineering

Workplace Type:
On-site

Pay:
$134k–$189k/yr

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

We are seeking highly motivated and talented engineers with strong C++ development skills and a deep interest in advanced‑node integrated circuit design.

In this role, you will contribute to the development of a high‑performance, multi‑threaded, distributed geometry layout engine within the INNOVUS NanoRoute system, including next‑generation GPU‑accelerated DRC capabilities.

You will collaborate closely with a global R&D team to design, implement, and optimize core algorithms that drive industry‑leading P&R tools.

Responsibilities

  • Design and develop core components of a multi-threaded, distributed geometry layout engine.
  • Implement efficient data structures and algorithms for large‑scale physical design challenges.
  • Develop, optimize, and maintain CUDA‑based GPU kernels for DRC and geometric computation.
  • Analyze and optimize performance across CPU/GPU boundaries, including memory transfers and kernel execution.
  • Work with cross‑functional global teams to define technical specifications and project scope.
  • Debug, optimize, and maintain production-quality C++ code in a Linux environment.
  • Collaborate with internal stakeholders and customers to understand requirements and deliver high‑quality solutions.

Minimum Qualifications

  • MS in CS/EE or BS with 2+ years of relevant experience.
  • C/C++ software development experience in Linux environment.
  • Solid understanding and practical use of data structures and algorithms.
  • Self‑motivated with excellent problem‑solving skills.
  • Ability to write clear technical specifications and accurately estimate development effort.
  • Strong communication skills and comfort interacting with global customers or internal partners.

Preferred

  • Experience with multi-threaded programming.
  • Knowledge of physical design algorithms.
  • Knowledge of NVIDIA GPU architecture.
  • Prior R&D experience with IC physical design tools.
  • Hands‑on experience with physical design flows (Floorplanning, Placement, Routing, CTS).
  • Experience with Tcl or other scripting languages.

We’re doing work that matters. Help us solve what others can’t.

Cadence Design Systems

Website: https://www.cadence.com/

Headquarter Location: San Jose, California, United States

Employee Count: 5001-10000

Year Founded: 1988

IPO Status: Public

Industries: Aerospace ⋅ Electronic Design Automation (EDA) ⋅ Hardware ⋅ Mobile ⋅ Semiconductor ⋅ Software

Visa Sponsorship: Sponsors work visas